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Abstract 
A frame-rate stereo vision system, based on non- 
parametric matching metrics, is described. Traditional 
metrics, such as normalized cross-correlation, are ex- 
pensive in terms of logic. Non-parametric measures 
require only simple, parallelizable, functions such as 
comparators, counters and exclusive-or, and are thus 
very well suited to implementation in reprogrammable 
logic. 
1 Introduction 
Reliable and real-time 3D perception is critical to 
the operation of robots in complex real-world envi- 
ronments. This paper discusses recent developments 
in matching algorithms and in computing technology 
which together can meet this need. 
In our work we have concentrated on area-based 
stereo matching since it provides dense range maps 
and works well in the natural outdoor scenes we are 
interested in. Stereo vision requires no special scene 
illumination or moving parts, and the sensors (CCD 
cameras) are small, low-cost, rugged and can acquire 
data very rapidly. The primary disadvantage has al- 
ways been that considerable computation is required 
to establish correspondence or matching of points be- 
tween the two images. 
A number of software only solutions are now avail- 
able commercially, for instance the Triclops[ 11 and 
SVM[2] modules. Using modern Pentium processors, 
and exploiting the MMX SIMD architecture extension 
very high matching rates can be achieved. However in 
order to achieve multiple frames per second even these 
systems have to work with very low resolution images. 
The capability and performance of some reported sys- 
tems are compared in Table 2. 
Section 2 discusses area-based matching metrics: 
classical as well as non-parametric transforms. Sec- 
tion 3 discusses a reprogrammable logic architecture, 
and Section 4 describes how that it is applied to frame- 
rate stereo matching. 
2 Area-based matching 
At the heart of all area-based matching systems is a 
matching metric, and a number of classical metrics are 
listed in Table 1. These compute similarity between 
square regions of pixels 11 and 1 2 .  
Non-parametric techniques[3] are based on the rel- 
ative ordering of pixel intensities within a window, 
rather than the intensity values themselves. Conse- 
quently, these techniques are robust with respect to 
radiometric distortion, since differences in gain and 
bias between two images will not affect the ordering of 
pixels within a window. In addition they are tolerant 
to a small number of outliers within a window, and are 
therefore robust with respect to small amounts of ran- 
dom noise[4]. Two non-parametric transforms which 
are suited to fast implementation are[3]: 
Rank Transform This is defined as the number of 
pixels in the window whose value is less than 
the centre pixel. The images will therefore be 
transformed into an array of integers, whose value 
ranges from 0 to N - 1, where N is the number 
of pixels in the window. 
Census Transform This transform maps the win- 
dow surrounding the centre pixel to a bit string. 
If a particular pixel's value is less than the centre 
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Table 1: Classical area-based matching measures. 
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Figure 1: Overall matching process using non- 
parametric transform. 
pixel then the corresponding position in the bit 
string will be set to 1, otherwise it is set to 0. 
The images will therefore be transformed into an 
array of N-bit integers ranging from 0 to 2N - 1. 
The steps involved in matching using the rank and 
census transforms are shown in Figure 1. The stereo 
images are first transformed then matched using a tra- 
ditional measure. We choose the SAD metric where 
the difference is arithmetic for the rank transform, and 
the Hamming distance 
for the census transform. 
2.1 Results 
The stereo pair, Figure 2[9], suffers significant ra- 
diometric distortion, that is, one image is brighter 
than the other. The disparity results obtained using 
the matching metrics above are shown in Figure 2. In 
each case, the disparity map is with respect to the 
right image and lighter regions correspond to larger 
disparities. A matching window size of 11 x 11 was 
used for each metric. The census and rank transforms 
were performed using windows of size 5 x 5. 
It can be seen that the SAD and the SSD are not ro- 
bust with respect to radiometric distortion. Use of the 
ZSAD, ZSSD, NCC and ZNCC resulted in improved 
performance but a t  the cost of increased computa- 
tional complexity. The NCC and ZNCC are particu- 
larly expensive due to the presence of floating point 
multiplication, division and square root operations. 
More quantitative results are given in Banks etal[lO]. 
3 The Configurable Logic Processor 
A configurable logic device is a digital' integrated 
circuit which contains combinatorial logic (logic gates) 
and state devices (flip-flops and RAM) which can be 
interconnected to form complex circuits. The inter- 
connections between these components is by means of 
switches controlled by the contents of static memory 
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on the chip. By the simple means of loading the con- 
figuration memory with an appropriate data pattern, 
arbitrary logical circuits are created. These devices 
are known as Field Programmable Gate Arrays (FP- 
GAS), the largest of which exceed 100,000 gates and 
10,000 flip-flops. 
An FPGA can be used as a computing device 
by constructing digital circuits which directly trans- 
form the data. The use of digital circuits specifi- 
cally designed for the task a t  hand has of course been 
widespread, however until the advent of the FPGA 
this was an exercise whose cost had to be amortised 
over a large number of identical units to be worth con- 
sidering. Application-specific logic has the principal 
advantages that 
n x m  d T FOM L/R comments 
(4 (4 
240 x 256 16 64ms 65 64 processor iWarp computer 
256 x 256 32 2.82 1370 Sparc 10 
256 x 256 32 59 28000 yes Sparc 2, forward-back match 
256 x 256 32 9.6 4600 yes 4 M96002 DSP 
256 x 256 32 0.28 134 yes PeRLe-1 board 
64 x60 32 0.6 1630 yes Datacube + 68040 
256 x 256 32 34ms 16 no custom FPGA systemt 
320 x 240 24 23.8ms 13 no custom FPGA system 
160 x 120 32 45Hz 36 yes 233MHzPentium+MMX 
160 x 120 16 10 Hz 325 yes Trinocular 266 MHzPentium+MMX 
e 
e 
e 
e 
and 
e 
e 
the logic is specifically tailored to the task so 
that registers, adders, data paths etc. need 
be no larger that the data width required 
only functional units specifically required 
need be included, since the hardware is not 
general 
there is no sequential fetching and decoding 
of instructions, so hardware for this is not 
needed 
arbitrary degrees of parallelism are possible 
within the constraints of available resources 
the disadvantages are that the: 
interconnect tracks and switching, and con- 
figuration memory, occupy a substantial chip 
area and therefore the logic density is much 
lower than comparable logic devices 
switched logic paths result in slower propa- 
gation of signals 
Processing clock rates up to 50MHz can be em- 
ployed with current FPGAs, but this is rather slower 
than the clock rates of 300MHz and more that we now 
Figure 3: CLP board. 
see in conventional CPUs. Effective use of FPGAs for 
computation is warranted where the algorithm meets 
the following conditions: 
e the parallelism that can be employed is a t  
e the arithmetic requirements are simple 
The parallelism that can be achieved is often sur- 
prising as there are usually many housekeeping tasks 
that can be done in parallel with data operations. Par- 
allelism can also be increased substantially by pipeline 
operations. In image processing the data is usually 8 
bits and fixed point operations can be used, so arith- 
metic complexity is moderate. 
The CLP[11], see Figure 3, was developed in 1993 
and is a VMEbus circuit board containing several 
FPGAd which can be configured via the VMEbus. 
The board includes digital input and output ports 
and associated timing compatible with the Datacube 
10 MHz MAXBUS digital video format. 
least 10 
'Xilinx 4013 each of 13,000 'gates'. 
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Figure 4: Data flow through the FPGA system. 
The board contains four 512 x 512 8-bit frame stores 
which can be switched between various FPGAs. These 
use 20 ns static RAMS and are connected via a shuffle 
network to four of the FPGAs. All address, data and 
control signals are separate so as to allow independent 
access to each frame store. There are two 8,000 gate 
FPGAs for managing image input and output and four 
13,000 gate FPGAs for data processing. 
4 Configurable Logic Implementation 
Our implementation has three major stages: 
Compute census values over all 5 x 5 windows in 
each image. 
Compare two census values using the exclusive 
OR operation and count the number of zero bits 
resulting. The sum of the number of matching 
bits over a larger, 11 x 11, window provides the 
similarity measure. 
Find the maximum of the array of computed sim- 
ilarity measures, the index being the disparity. 
Our stereo-matcher is implemented for an image 
size of 256 x 256 and two CLP boards are required. 
Figure 5: Timing diagram for the CLP implementa- 
tion. 
Figure 4 shows a general block diagram and the data 
flow. The first board writes the incoming left and right 
image pixel streams into frame stores, then reads the 
frame stores to form 15-bit census values for a 5 x 5 
window around each pixel. These values are stored in 
two more frame stores. The census values are then 
read in raster order 11 lines apart for both left and 
right images and the four resulting data streams are 
passed to the second board for disparity computation. 
The census algorithm requires 15 8-bit comparisons 
and this is very easily done in parallel with little logic. 
Census data generation from left and right images is 
done in parallel. The counting of match bits after the 
exclusive OR is also done in parallel. The row sums 
and column sums are done in parallel. Data streams 
are compared at 8 different disparities simultaneously. 
While census generation and image matching are done 
in separate passes, within these passes operations are 
pipelined so that data processing proceeds at clock 
rate. The many pointers used to access images and 
intermediate results are updated synchronously in par- 
allel with data operations thus incurring no extra cy- 
cles. Thus while the main line processing is carried out 
a t  lOMHz, the parallelism achieved probably exceeds 
100. 
The second processing board compares the data 
streams from the left and right images a t  each of eight 
horizontal offsets (disparities) and stores the maxi- 
mum match value and the offset at which it occurred. 
Four such passes are used to build up a total disparity 
range of 32 and the resulting disparity image is then 
written to an output port. 
Image input and output can be overlapped with 
processing so the entire operation takes 5 passes where 
each pass occupies 6.8ms. Total time is 34ms which 
is less than the CCIR video frame time, see Figure 5. 
4.1 Programming the FPGAs 
Two compilers2 have been developed for FPGA 
programming. A circuit generation language, 
2http://Pw.mlb.dmt .csiro.au/IVT/clp/clp/clpxse 
/clpuse .html 
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CCGL[11], was developed first and is based on C lan- 
guage syntax. Its output is a logic netlist which is 
passed to the proprietry Xilinx tools for logic place- 
ment and routing. CCGL was developed before VHDL 
was available and continues to be used. It has proved 
to be an enormously flexible and concise way of ex- 
pressing designs while still allowing optional control 
of placement and timing. Unfortunately such hard- 
ware description languages still require the user to be 
accomplished in circuit design. 
4.2 Next generation CLP 
The CLP board is no longer state-of-the-art and de- 
velopment of a more ambitious configurable logic pro- 
cessor is nearly complete. The new system, A Hybrid 
Modular Processor, provides three building blocks - 
0 an FPGA module for primary parallel logic 
0 a DSP module for intensive arithmetic or 
0 an 1/0 module to interface to cameras and 
complicated sequential code 
other external hardware devices 
A selection of these modules can be interconnected 
into a processing network of a size and topology ap- 
propriate to the application. 
Each module has two input and two output 20-bit 
data ports with a data rate of 6OMword/s. Data port 
interconnections are simple coaxial cables carrying se- 
rial data at 1.2GHz. As the processing network grows 
the data communications grows with it and hence 
there are no bottlenecks. Module control and commu- 
nications is accomplished via an IEEE1394 (Firewire) 
backbone to a host processor (PC or workstation). 
Each module also carries a DEC/Intel StrongARM 
processor to manage backbone communications and 
provide any extra local processing. 
The FPGA module contains 9 completely indepen- 
dent frame stores, 2 large lookup tables, a Xilinx 
28,000 gate FPGA for input data buffering and con- 
trol and uses a Xilinx 0.9ns 150,000 gate array with 
40MHz, 60MHz and 80MHz clocks for processing. 
The DSP module contains a TI TMS320C6701. The 
1/0 module couples the StrongARM processor with an 
FPGA for handling a diverse range of cameras, analog 
and signal conversion being managed via mezzanine 
board. 
5 Conclusions 
This paper has briefly discussed non-parametric 
transforms for stereo matching. These transforms ex- 
hibit matching quality at  least as good as more tradi- 
tional matching measures and have the significant ad- 
vantage of being ammenable to hardware implementa- 
tion. A frame-rate hardware implementation based on 
reconfigurable logic was briefly described. Increasing 
density and speed of FPGA technology would allow 
the complete system to now be implemented in a sin- 
gle chip. 
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